Note
Access to this page requires authorization. You can try signing in or changing directories.
Access to this page requires authorization. You can try changing directories.
10/16/2014
This global variable specifies cache bits for page tables in the Translation Table Base Register (TTBR) if the page tables can be cached.
Syntax
DWORD dwTTBRCacheBits;
Remarks
You define this variable only for ARM platforms.
Requirements
Header |
Developer Implemented |